https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
m

Matthew Guthaus

06/14/2021, 8:58 PM
@User In OpenRoad, do the CLOCK_NETS need to be ports to modules? If I give a net to clock_tree_synthesis (through OpenLane), it seems to fail with: A similar question exists for STA... There are cases where we may gate a clock or select from multiple inputs but still want to route it like a clock tree or perform STA using it as the clock. Sorry, asking here since this seems to be more of an OpenRoad question than OpenLane. This is what I get when I specify it:
WARNING STA-0337] port 'clk' not found.                                                                                                                         
[INFO]: Setting output delay to: 3.0                                                                                                                             
[INFO]: Setting input delay to: 3.0                                                                                                                              
[WARNING STA-0337] port 'clk' not found.                                                                                                                         
[INFO]: Setting load to: 0.01765                                                                                                                                 
[INFO]: Configuring cts characterization...                                                                                                                      
[INFO]: Performing clock tree synthesis...                                                                                                                       
[INFO]: Looking for the following net(s):                                                                                                                        
[INFO]: Running Clock Tree Synthesis...                                                                                                                          
 *****************                                                                                                                                               
 * TritonCTS 2.0 *                                                                                                                                               
 *****************                                                                                                                                               
 *****************************                                                                                                                                   
 *  Create characterization  *                                                                                                                                   
 *****************************                                                                                                                                   
Number of created patterns = 50000.
Number of created patterns = 100000.
Number of created patterns = 150000.
Number of created patterns = 200000.
Number of created patterns = 250000.
Number of created patterns = 300000.
Number of created patterns = 313632.
 Compiling LUT
    Min. len    Max. len    Min. cap    Max. cap   Min. slew   Max. slew
           2           8           1          39           1         298
    [WARNING] 6336 wires are pure wire and no slew degration.
    TritonCTS forced slew degradation on these wires.
    Num wire segments: 313200
    Num keys in characterization LUT: 2033
    Actual min input cap: 2
 **********************
 *  Find clock roots  *
 **********************
 User did not specify clock roots.
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Looking for clock nets in the design
[ERROR UKN-0000] No clock nets have been found.