The one that isn't might've gotten removed. I just take a net as input and pass it to outputs. I was basically going to make logic to select the correct clock and just have a tree in the modules