https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
i

Ivan Rodriguez

02/16/2023, 2:47 PM
Hi is any reason why the
make run
is running in 1,6V? can we go higher or is not recommended/make sense?
m

Matt Venn

02/16/2023, 4:37 PM
it's to work around the hold violations. But it's only needed for setting the IOs up, then it can be increased to the nominal 1.8v
i

Ivan Rodriguez

02/16/2023, 5:10 PM
I just if make sense to test if IO work for example between 1,3 and 1,8 for example. Is to have an automated test for the vest voltage.
t

Tim Edwards

02/16/2023, 6:02 PM
@Ivan Rodriguez: It's best to calibrate the device and to power up the device at a voltage that produces the best outcomes. We ran a number of calibration attempts on different parts and concluded that we got the best calibration results at around 1.6V. Anecdotally, I have found, when testing an assortment of parts I have on my desk, that it works best to keep the voltage as low as possible without everything failing due to the low voltage, which is 1.43V (in the conversation just above, Matt Guthaus got better results at a little higher voltage, 1.45V, although that result might be part-dependent). Jeff just updated the code base yesterday to include a new routine that sets the voltage without powering down the system, so you can bring up the device at the voltage where it was calibrated, let it program the GPIOs at that voltage, and then you can change the voltage to whatever you want for testing.
i

Ivan Rodriguez

02/16/2023, 6:05 PM
thanks for the clarification, great to now, so the idea is to have the voltage as low as posible to reudce the hold vilations no?
t

Tim Edwards

02/16/2023, 6:12 PM
It tends to help. The problem with hold violations is that they involve a race condition between two signals, and slowing things down by lowering the voltage can slow down both signals, so there's no guarantee that you don't make the violations worse by lowering the voltage. But at least for these violations that are causing the problems on MPW-two, making the supply voltage lower helps.
i

Ivan Rodriguez

02/16/2023, 6:18 PM
Thanks a lot for the information. Do have seen any big changes in the hold violation with different temperature? I will need to test them in some "extreme" environments, if my design happens to work. The temperature can fluctuate between +/- 10 ºC
m

Matthew Guthaus

02/17/2023, 5:06 AM
Jeff just added the option to change the voltage after IO configuration: https://open-source-silicon.slack.com/archives/C03UVJCTR8U/p1676497949050559