open-source-silicon.dev

Ok, now I'm stuck on the Winbond SRAM not found error too. I tried most of the suggestions relating to power.

In Flash.py, enable debug to get more debug message

def erase(debug=False):
=&gt; change it to
def erase(debug=True):

Screenshot from 2023-01-21 20-37-57.png

What could be the possible reason for this?

I get this error:
```*** flashing Caravel

Caravel data:
   mfg        = 0456
   product    = 11
   project ID = 00000000

Resetting Flash...
status = 0xff

JEDEC = b'ffffff'
Winbond SRAM not found
MicroPython v1.19.1-616-g5987130af-dirty on 2022-11-20; NUCLEO-F746ZG with STM32F746```

I'm also following the issue but there doesn't appear to be a clear answer:
<https://github.com/efabless/caravel_board/issues/16|https://github.com/efabless/caravel_board/issues/16>

The behavior is not same for every part. I got one part to pass this error. Also there is difference in successful io config of same part with different runs.

<@U0175T39732> You able get mfg  &amp; product value correct means, your nucleo to caravel spi interface is working, failure are between caravel &lt;=&gt; SPI flash access.
You can comment out below command in flash.py inside erase subroutine
slave.write([CARAVEL_PASSTHRU, CMD_RESET_CHIP])
See atleast first flash access JEDEC return 0xef4016

<@U01GT28LLSE> what did you do to fix the errors?

<@U044FEHT468> the error is not same for every chip. I have tried running diagnostic on different chip and got some IOs to pass the diagnosis.