open-source-silicon.dev

<https://github.com/The-OpenROAD-Project/OpenLane/issues/1627|#1627 LEC fails with yosys error>
Issue created by <https://github.com/antonblanchard|antonblanchard>
*Description*

Commit <https://github.com/The-OpenROAD-Project/OpenLane/commit/86615f8def77838667b799a9761be7c877568581|86615f8> ("Yosys Script Enhancements (<https://github.com/The-OpenROAD-Project/OpenLane/pull/1446|#1446>)") broke LEC. When building DFFRAM I see:

```
ERROR: Module `\sky130_fd_sc_hd__dlclkp_1' referenced in module `\equiv' in cell `\SLICE[3].RAM8.WORD[7].W.BYTE[0].B.genblk1.CG_gate' is not part of the design.
```

*Expected Behavior*

DFFRAM builds with CONFIG_LEC enabled

*Environment report*

```
Distribution: fedora 37
Python: v3.11.1 (OK)
Container Engine: podman v4.3.1 (UNSUPPORTED)
OpenLane Git Version: 03bbd57475d8e2de72b015a8dc5870b651844f6d
pip: INSTALLED
python-venv: INSTALLED
---
PDK Version Verification Status: OK
---
Git Log (Last 3 Commits)

03bbd57 2023-01-16T23:29:39+02:00 Add a check for CURRENT_ODB to or_gui (#1625) - Matt Liberty -  (HEAD -&gt; master, origin/master, origin/HEAD, fix-LEC)
549d7c6 2023-01-16T23:20:13+02:00 [BOT] Update PDK (#1609) - Openlane Bot -  ()
d4b42bd 2023-01-16T03:28:25+02:00 Fix loading design configs (#1623) - Kareem Farid -  ()
---
Git Remotes

origin	<https://github.com/The-OpenROAD-Project/OpenLane.git> (fetch)
origin	<https://github.com/The-OpenROAD-Project/OpenLane.git> (push)
```

*Reproduction material*

Test case: <https://github.com/The-OpenROAD-Project/OpenLane/files/10429646/issue_reproducible.tar.gz|issue_reproducible.tar.gz>

*Relevant log output*

```
ERROR: Module `\sky130_fd_sc_hd__dlclkp_1' referenced in module `\equiv' in cell `\SLICE[3].RAM8.WORD[7].W.BYTE[0].B.genblk1.CG_gate' is not part of the design.
```
<https://github.com/The-OpenROAD-Project/OpenLane|The-OpenROAD-Project/OpenLane>