Hello, I'm trying to create sram for my cache memo...
# openram
p
Hello, I'm trying to create sram for my cache memory. It has rather uncommon size of 128 bits x 32 words. I used modified config from macros directory:
Copy code
word_size = 128 # Bits
num_words = 32
human_byte_size = "{:.0f}kbytes".format((word_size * num_words)/1024/8)

write_size = 128 # Bits
num_rw_ports = 1
num_r_ports = 0
num_w_ports = 0
ports_human = '1rw'

num_spare_cols = 1
num_spare_rows = 1

import os
exec(open(os.path.join(os.path.dirname(__file__), 'sky130_sram_common.py')).read())
However the build fails with no error message, only warnings about supply unblocking. Openram log in the attachment. Is it possible to generate SRAM with that size? What can I do to solve this problem?
m
Are you using the docker image via the Makefile? Which commit of OpenRAM? Can you file an issue on GitHub?
p
Yes, I used docker image built locally, with Makefile from macros/. It happened both on stable and dev branch. I found that when I changed write_width to smaller value, it passed that step but failed later on DRC check (probably separate issue). I will try to file github issue later this week; hope this information helps a little bit