open-source-silicon.dev

`caravel_power_routing` stands out as critical.

It looks okay to me, but I pulled the most recent, which is tagged `mpw-6a`.

Thanks Tim, I'll check `mpw-6a` tomorrow.

There is a metal3 short at (107.000,  2095.250) which I corrected in a branch that has not yet been merged into main.  My run of LVS only showed an issue with the isolated substrates which I am investigating, but which I don't think is a real issue (The blocks with isolated substrate were resynthesized so I had to put back the isolated substrate regions manually.  Maybe I did it wrong?).

If the layout is gds, I have a rule file that does `copyup` on DNWELL and SUBCUT (substrate masking layers), so that you don't have to add them to all the parent hierarchies.

The input is from the .mag files.  The final output is .gds.

<@U017X0NM2E7> <@U016EM8L91B> FYI for MPW5 please use "test-5d" tag