Are there any important changes to my design repo after running chip-level static timing analysis for the project integrated in updated Caravel design(step 2 in mpw7 resubmission). Do I need to keep the reports or anything generated in this step for tape-out?

No, just review the report and ensure the violation is acceptable.