Hi! I am facing an issue while synthesizing my design on openlane. It considered my instantiated modules unused in the top module and removed them. However I have synthesized the same design in the cadence genus and it synthesized the whole design while maintaining the hierarchy and without any unconnected wires. I am attaching the log files of the synthesis below.