Does caravel_user_project support system verilog design files??

Some subset is natively supported by Yosys. In case this does not work, try using sv2v. It should support even more syntax.