but as you can see from the verilog, the output sum_out is not clocked by clk, it is asynchronous, just wired directly from the adder

Mostly you may be using openlane tool generated SDC .. Which has default constraint for Input/Output with respect to clock. You can over-ride the SDC with user defined constraints.

thanks Dinesh