https://open-source-silicon.dev logo
Join Slack
Powered by
<@U01SBMJT5BP> or anyone representing the xyce tea...
# xyce
c
@User or anyone representing the xyce team, Does the master on the github repo point to latest version 7.4?
m
It is probably past 7.4 by now.
c
Have you had issues running all the sky130 model transistors using Xyce ? I had issues with binning since the tool errors out for the given W/L says it cant find a bin. I tried to run IV on all the transistors to check sanity and compare it with the measured values
e
The github repo is past 7.4 at this point. However, if you want a specific release, you can get them there as well. See https://github.com/Xyce/Xyce/releases
I have occasionally gotten reports of binning problems with Sky130. I had hoped that I had fixed them all, but perhaps not. If you want to send me a specific example I can look at it. (But after Xmas)
There are a few quirks to be aware of. One is to make sure “scale” is used correctly, if necessary.
Another quirk is that you have to have both L and W specified for binning to happen,. (Can’t be just L or just W)
PS. I see that this question was first posted on 11/22. Sorry I’ve been slow to reply. I took 2 weeks off from work around that time.
c
Thanks for getting back Eric, Here is the case I opened https://groups.google.com/u/1/g/xyce-users/c/NXB5joKXcJM , you can look at the script I pasted here for an experiment of looping through the W and L mean of every bin to see if its being selected, There are two experiments, one just running one spice file with the instantiations of all the transistors. The next one is running a loop of simulations to try if any bins are selected, The behavior is not something I understood. Any feedback when you are free is welcome. I can try and rebuild and see with the latest master too.
e
@User Thanks for the link. I will work on that this week.
Open in Slack
PreviousNext
Powered by