<@U017FJJJ8P2> I tried running your design here wi...
# caravel
t
@User I tried running your design here with some modified options, but not enough RAM ...
yosys
ended up OOM'd when rewriting the verilog. 😕
With diode insertion strategy 0 you get 1000's of violations though, so not a chance this would work. I tried my custom script on it, it gets that down to 20, 2/3 of them probably being "fine" and ~ 7 needing manual tweaks.
j
Yeah, it stresses my 16G machine. It will only route at very low density, giving long routes and shitty timing. I'm srhinking the design by 1/3, too much complexity. Using 8 stage pipe instead of 12. We'll see how that goes.
t
Copy code
set script_dir [file dirname [file normalize [info script]]]

set ::env(DESIGN_NAME) user_project_example

set ::env(VERILOG_FILES) "\
   $script_dir/../../verilog/rtl/defines.v \
   $script_dir/../../verilog/rtl/user_proj_example.v"

set ::env(BASE_SDC_FILE) \
   "$script_dir/../../verilog/rtl/user_proj_example.sdc"

set ::env(CLOCK_PORT) "wb_clk_i"
set ::env(CLOCK_NET) "wb_clk_i user_clock2"
set ::env(CLOCK_PERIOD) "20"

set ::env(FP_SIZING) absolute
set ::env(DIE_AREA) "0 0 2900 3500"
set ::env(DESIGN_IS_CORE) 0

set ::env(FP_PIN_ORDER_CFG) $script_dir/pin_order.cfg
set ::env(PL_TARGET_DENSITY) 0.30

set ::env(DIODE_INSERTION_STRATEGY) 0

# Need to fix a FastRoute bug for this to work, but it's good
# for a sense of "isolation"
set ::env(MAGIC_ZEROIZE_ORIGIN) 0

set ::env(ROUTING_CORES) 8
That's the config I was using and it was routing just fine. I removed a bunch of options that where either doing nothing or that I didn't see as good idea and bumped density to 0.3 since 0.22 is really low.
j
It will fail to route at that density.
t
Routed fine for me in about an hour.
Even with diodes added. (diodes using my custom script, not using default openlane)
j
Then, I'm totally baffled! What tool and pdk releases are you using?
Seeing a bunch of these. Are they significant?
Copy code
ABC: Node 20729 has dup fanin 20728.
ABC: Node 20731 has dup fanin 19943.
ABC: Node 20731 has dup fanin 20730.
ABC: Node 20731 has dup fanin 19943.
ABC: Node 20731 has dup fanin 20730.
ABC: Node 20733 has dup fanin 19953.