image.png
# caravelm
Matt Venn
12/20/2021, 4:21 PMimage.png
t
Tim Edwards
12/21/2021, 4:33 PMThat text is long outdated. In the most recent repository push, look at
docs/postscript/memory_map.psTim Edwards
12/21/2021, 4:34 PMI am busy working on updated documentation. We decided to push everything for MPW-four knowing that some of the documentation was outdated. Sorry for the confusion.
m
Matt Venn
12/21/2021, 4:34 PMthe question I'm trying to ask is about shared SRAM, is that available in MPW4?
Matt Venn
12/21/2021, 4:35 PMSRAM accessible from user project side
t
Tim Edwards
12/21/2021, 4:37 PMYou're talking about a wishbone multi-master configuration. @User: Does the VexRISC allow a multi-master wishbone?
Tim Edwards
12/21/2021, 4:42 PMThe dual-port SRAM's 2nd port is read-only; for now (including MPW-4) it faces the housekeeping system. I am particularly concerned that for diagnostic purposes I should be able to access RAM from outside the CPU. If all that seems to work right in the next batch of chips, I might move the 2nd port from housekeeping to the user project. However, it will still be read-only (unless, as I mentioned above, you have a multi-master wishbone).
m
Matt Venn
12/21/2021, 4:46 PMfrom just talking with @User I think the readthedocs docs are outdated. So you can probably ignore everything I wrote.
j
jeffdi
12/22/2021, 3:03 PM
@User @User it does but we did not configure a master from the user project area.
t
Tim Edwards
12/22/2021, 4:07 PM@User: That should be in the caravel issues as a to-do item for the following MPW.
j
jeffdi
12/22/2021, 4:21 PM
yes
m
Matt Venn
12/22/2021, 4:34 PMwe've added it to our own MPW4 submission, if it's useful please feel free to reuse
Matt Venn
12/22/2021, 4:34 PMMatt Venn
12/22/2021, 4:35 PMimage.png
2 Views