however running make under verilog/dv/<dv-test> neither produces any error not dump (even when I purposely introduced a bug in the design)

I'm hitting the same issue.