open-source-silicon.dev

<@U01634FSETZ> Is the sha1sum for caravel.v definitely up to date?

further logs incase it's of interest:
``` Executing Step 2 of 4: Checking YAML description.
 YAML file valid!
Step 2 done without fatal errors.
 Executing Step 3 of 4: Executing Fuzzy Consistency Checks.
b'Going into /Users/dan.rodrigues/hw/caravel-vdp-lite//verilog/rtl/'
b'Removing manifest'
b'Fetching manifest'
b'Running sha1sum checks'
 Manifest Checks Failed. Please rebase your Repository to the latest Caravel master.
caravel.v: FAILED
 Documentation Checks Passed.
 Makefile Checks Passed.
instance caravel found
instance user_project_wrapper found
Design is complex and contains: 47 modules
Design is complex and contains: 2 modules
verilog Consistency Checks Passed.
Pins check passed
 Basic Hierarchy Checks Passed.
 Running Magic Extractions From GDS...
user wrapper cell names differences: 
[]
user wrapper cell type differences: 
[]
toplevel cell names differences: 
[]
toplevel cell type differences: 
[]
GDS Hierarchy Check Passed
GDS Checks Passed
 Fuzzy Consistency Checks Passed!
Step 3 done without fatal errors.
 Executing Step 4 of 4: Checking DRC Violations.
 Running DRC Checks...
Violation Message "Metal4 &gt; 3um spacing to unrelated m4 &lt; 0.4um (met4.5b) "found 15 Times.
Violation Message "Metal3 &gt; 3um spacing to unrelated m3 &lt; 0.4um (met3.3d) "found 12 Times.
Violation Message "Can't overlap those layers "found 7 Times.
Violation Message "Min area of metal2 holes &gt; 0.14um^2 (met2.7) "found 22 Times.
Violation Message "Metal3 spacing &lt; 0.3um (met3.2) "found 52 Times.
Violation Message "Metal3 width &lt; 0.3um (met3.1) "found 3 Times.
Violation Message "Metal2 &gt; 3um spacing to unrelated m2 &lt; 0.28um (met2.3b) "found 26 Times.
Violation Message "Metal1 &gt; 3um spacing to unrelated m1 &lt; 0.28um (met1.3b) "found 21 Times.
 DRC Checks on MAG Failed, Reason: Total # of DRC violations is 158
TEST FAILED AT STEP 4```

AFAIK some DRC failures are still expected on caravel.mag

<@U01E2KKE4SH>: This was added yesterday for version control. That's why it's still a warning. It will be meaningful in the next merge from develop to master in the caravel repo. But it's nothing to worry about. From the log you're sharing you're good to go. (except for top level power routing which is a WIP in the caravel team side).
FYI, the differences were just simulation changes and won't affect the layout.

and the 158 DRC violations are expected to show up in the top level.

Thanks for confirming, I'll reharden the user_project_wrapper with the latest tools (as mentioned in that GitHub issue for `pdn_gen`) and continue then