Anyone here characterizing / has characterized (in simulation, at least) various arithmetic cores on sky130?

Anish: Not yet, the Half-Adders and Full-Adders were not layouted yet: https://pdk.libresilicon.com/dist/StdCellLib_20201106_SKY130/Catalog/buildreport.html