Inside a hardened Verilog macro I am seeing

VPWR

and

VGND

pins added. Should these be wired to

vdda/vssd

when inserting in the wrapper? If so which one? Edit: Answer: https://github.com/efabless/openlane/blob/develop/doc/hardening_macros.md#power-grid-pdn