Okay, so as long as the openlane config files and testbench files know where the RTL is, it can exist int he submodule and not necessarily in verilog/rtl, correct?

@User yes, correct.