@User not sure why our design could pass the precheck with shorted connections (met5 (yellow) - as shown in the picture) in the user_project_wrapper? We have 6x SRAM blocks in our design and not sure if the precheck bypass those violations?
I did rotate our macro and didn’t have a proper setting for the power rails, but now it’s fixed. Is it possible to update our design now?