open-source-silicon.dev

image.png

Hi, I am getting this error while hardening the user project wrapper. Any insights into this error?

can you successfully harden a demo design like spm?

<https://github.com/hadirkhan10/Ibtida-II>

and what command do you run that results in the error?

It is this command: `run_power_grid_generation`

you should try to make it easy for people to help you - provide all the info they need to reproduce the problem. Then you're more likely to get help

Sure, I am using these commands inside docker:
`verilog_elaborate`
`init_floorplan`
`place_io_ol`
`add_macro_placement mprj 360 300 N`
`manual_macro_placement f`
`run_power_grid_generation`
`write_powered_verilog -power vccd1 -ground vssd1`
`set_netlist $::env(lvs_result_file_tag).powered.v`
`global_routing_or`
`detailed_routing`
`run_magic`
`run_magic_drc`
So  run_power_grid_generation, helps establish the multiple power grids required for the wrapper.

Why aren't you using make user project wrapper?

I tried hardening the wrapper using `make user_project_wrapper` command from within the caravel_user_project repo and I am getting a version mismatch warning.. Can this be a possible reason for the error?

I tried to get the desired version for the shuttle, but I am not able to get the correct tags somehow..

Wipe out your old pdk and openlane completely

Then follow the instructions in caravel user project exactly

I think your problem is that your gds is too large and already has power rings

but you should be aware that the cts issue will also affect your design

so you should wait until the fixed tools are released, then reharden

Right Got it. I would retry with the updated tools.