Check the synthesis folder

I only see *cts.v , *optimized.v , *preroute.v . I don't see route/post-route verilog in synthesis folder

I think the preroute one is used for routing, and I would assume that preroute .v file is only available verilog model. The final extracted model is .SPICE