<@U016H5X1K62> Also if you don't mind can you send...
# analog-design
i
@User Also if you don't mind can you send me your user project wrapper.v and top layout file just so that I can see how connections are done in verilog.
@Tim Edwards
sorry wrong tag, the heats getting to my mind