https://open-source-silicon.dev logo
t

tnt

07/29/2020, 6:02 AM

https://i.imgur.com/yF9a8hl.png

😵 1
a

Ahmed Ghazy

07/29/2020, 1:12 PM
It's a TritonRoute bug. Happens occasionally for medium to large designs.... It's a sign of some overflow that happened somewhere while it was routing. Hard to reproduce for smaller designs though. If you vary the GCELL size (
GLB_RT_TILES
) around the default, which is 15, you should get rid of it.