Anson
11/12/2020, 2:32 AMsky130_fd_sc_hd__fa
module instantiated in a verilog file and it works with Verilator, but when trying to synthesize Openlane is having trouble finding the module. I've also tried to include skywater-pdk/libraries/sky130_fd_sc_hd/latest/cells/fa/*.v
as both Verilog or Blackbox verilog files within config.tcl
, but I end up getting a syntax error in another file (error in thread to keep this short). Is there a proper way to get this working? (Note: I am using rc2)Anson
11/12/2020, 2:32 AM2. Executing Verilog-2005 frontend: /home/anson/cs250_pdk/skywater-pdk/libraries/sky130_fd_sc_hd/latest/cells/fa/sky130_fd_sc_hd__fa.behavioral.pp.v
/home/anson/cs250_pdk/skywater-pdk/libraries/sky130_fd_sc_hd/latest/cells/fa/../../models/udp_pwrgood_pp_pg/sky130_fd_sc_hd__udp_pwrgood_pp_pg.v:38: ERROR: syntax error, unexpected TOK_ID
[ERROR]: during executing: "yosys -c /openLANE_flow/scripts//synth.tcl -l /openLANE_flow/designs/mac_cluster/runs/12-11_02-15//logs/synthesis/yosys.log |& tee >&@stdout"
[ERROR]: Last 10 lines:
child process exited abnormally
[ERROR]: Please check yosys log file
[ERROR]: Dumping to /openLANE_flow/designs/mac_cluster/runs/12-11_02-15//error.log
Amr Gouhar
11/12/2020, 6:01 PMAnson
11/12/2020, 6:22 PMsky130A_sky130_fd_sc_hd_config.tcl
config in my designAnson
11/12/2020, 6:41 PMinclude
statement! The config shouldn't have changed anything since it doesn't relate to synth module finding etc.