Is that just your design Or is it the whole caravel open-source-silicon #openlane

Channels

mpw-6plus-silicon

pd-openlane-and-sky130

chipignite2206q_stanford_bringup

cadence-virtuoso

fossee-iitb-esim

dynamic-power-estimation

ieee-sscs-dc-23

gfmpw-0-silicon

silicon-validation

fossee-iitb-google-sky130

ieee-sscs-dc-22

mpw-one-silicon

cadence-innovus

verification-fe

foss-asic-tools

openpositarithmetic

openadiabaticlogic

hardware-beginners

design-services

private-shuttle

ieee-sscs-cac-23

tapeout-pakistan

rad-lab-silicon

cadence-spectre

mpw-one-clean-short

coalition-for-digital-environmental-sustainability

vlsi_verilog_using_opensource_eda

vlsi_verilog_using_opensoure_eda

openlane_cloudrunner

digital-electronics-learners

verilog-learners

open-microelectronics-textbook

mwcas-2023-rtl2silicon

system-verilog-learners

vlsi-learners-group

chilechipmakers

silicon-validation-private

openhighqualityresonators

waveform-viewers

vendor-synopsys

silicon-photonics

opendataset-circuitnet-for-ml-tasks-in-vlsi-cad

generative-ai-silicon-challenge

community_denmark_dtu

shuttle-precheck

openlane-development

ieee-sscs-dc-21q3

sky130-pv-workshop

verification-be

Title

t

tnt

11/20/2020, 11:00 AM

Is that just your design ? Or is it the whole caravel ?

w

Wajeh ul hasan

11/20/2020, 11:04 AM

It is just my design. I was running it using OPENLANE

t

tnt

11/20/2020, 11:05 AM

So this is not any integration yet ?

w

Wajeh ul hasan

11/20/2020, 11:05 AM

No

t

tnt

11/20/2020, 11:05 AM

Huh ... then the DRC violations are definitely weird 😕

Are you including any macros ?

w

Wajeh ul hasan

11/20/2020, 11:06 AM

No, no macros.

t

tnt

11/20/2020, 11:07 AM

which library are you using ?

w

Wajeh ul hasan

11/20/2020, 11:10 AM

I am using

sky130_fd_sc__hd

a

Amr Gouhar

11/20/2020, 3:06 PM

@Wajeh ul hasan: This issue might have been resolved in later open_pdks revisions so I wouldn't worry about it for now. (you can send me your design and I'll confirm that for you.)