https://open-source-silicon.dev logo
#openlane
Title
# openlane
m

Matt Venn

11/26/2020, 8:28 PM
@User has helped me get a logo placed. Still needs work... https://github.com/mattvenn/openlane-logo-test/pulls
✔️ 1
t

tnt

11/26/2020, 8:33 PM
That looks fairly large, that's going to interrupt your PDN right ? Also with metal density rules, wouldnt a lot of the area get re-filled ?
Mm, I might be misreading the scale actually. This sqaure is the whole user area ?
m

Matt Venn

11/26/2020, 8:36 PM
No, 20 um
So 800um x 800um
Pretty big
t

tnt

11/26/2020, 8:41 PM
I was wondering if it'd be possible to draw something by modulating the width of the PDN grid straps.
😮 1
m

Matt Venn

11/26/2020, 8:47 PM
Now that is a cool idea
Heard of Norwegian pixel?
t

tnt

11/26/2020, 8:48 PM
Nope
But yeah after looking it up, exactly what I had in mind 😅
f

FatsieFS

11/27/2020, 11:43 AM
Just small hint, It's often OK to put a logo only on the top metal layer. Logos on lower layers only make sense when doing (SEM) inspection during production or if one plans to decapsulate the chip. GIven the WLCSP planned I am not even sure if logo on top metal will be visible.
m

Matt Venn

11/27/2020, 11:54 AM
yes, this is on metal 5
I've had a chat with zeptobars and John McMaster and they're both happy to decap a few samples