https://open-source-silicon.dev logo
p

Priyanka Dutta

05/29/2021, 7:06 AM
Hi my design repo is https://github.com/MSPDUTTA/Subservient_SOC and while doing make user_project_wrapper , my simulation is being terminated by the below error after every stage is being completed and error is coming for this file https://github.com/MSPDUTTA/Subservient_SOC/blob/main/verilog/rtl/user_project_wrapper.v .
h

Hieu Bui

05/29/2021, 3:09 PM
When you implement the subservient and the sram as macros, you can't use the parameters in user_project_wrapper.v any more. I think you should remove the parameter and create the blackbox (you only need the inputs and outputs) for each macro with the parameters replaced by the actual values.
p

Priyanka Dutta

05/29/2021, 5:51 PM
Thanks a lot! It got resolved after removing parameters with direct values required