Hello everyone I want to explore Physical verification using open-source-silicon #openlane

Channels

mpw-6plus-silicon

pd-openlane-and-sky130

chipignite2206q_stanford_bringup

cadence-virtuoso

fossee-iitb-esim

dynamic-power-estimation

ieee-sscs-dc-23

gfmpw-0-silicon

silicon-validation

fossee-iitb-google-sky130

ieee-sscs-dc-22

mpw-one-silicon

cadence-innovus

verification-fe

foss-asic-tools

openpositarithmetic

openadiabaticlogic

hardware-beginners

design-services

private-shuttle

ieee-sscs-cac-23

tapeout-pakistan

rad-lab-silicon

cadence-spectre

mpw-one-clean-short

coalition-for-digital-environmental-sustainability

vlsi_verilog_using_opensource_eda

vlsi_verilog_using_opensoure_eda

openlane_cloudrunner

digital-electronics-learners

verilog-learners

open-microelectronics-textbook

mwcas-2023-rtl2silicon

system-verilog-learners

vlsi-learners-group

chilechipmakers

silicon-validation-private

openhighqualityresonators

waveform-viewers

vendor-synopsys

silicon-photonics

opendataset-circuitnet-for-ml-tasks-in-vlsi-cad

generative-ai-silicon-challenge

community_denmark_dtu

shuttle-precheck

openlane-development

ieee-sscs-dc-21q3

sky130-pv-workshop

verification-be

Title

a

Anmol

06/22/2021, 2:49 PM

Hello everyone, I want to explore Physical verification using OpenLane. I am looking for some designs having DRC/LVS errors with less execution time on OpenLane. If anybody can point me to such resource, it would be very helpful.

m

Matt Venn

06/22/2021, 4:56 PM

Nothing right now. Last issues I had were after 20minutes. Is that short enough time?

p

Philipp Gühring

06/22/2021, 7:16 PM

I still have a few DRC issues left in the current version, and it doesnt take long to run it: https://github.com/thesourcerer8/caravel_stdcelllib_stdcells_project

I would be very interested in the results of the Physical Verification Exploration 🙂

a

Anmol

06/22/2021, 8:49 PM

@Matt Venn Yes! Can you share them?

@Philipp Gühring Thankyou! I will surely share the results.