I thought ROMs were done with standard cells for 1s and 0s, but I've just done some experiements and it seems that yosys is synthesising logic that gives the same output as a ROM. Is that expected?

Yes that is expected. You mean tie high and low cells?

Yes

Yosys will try to avoid using those in general. It can propagate the logic and minimize things.