I have https://github.com/jeras/rp32, this is a single stage RV32/64 IMC implementation, missing the privileged spec interrupts,BREAK, RV64 M is incomplete ... It uses heavily SV structures, wildcard operators. Was not synthesized yet, but it should be synthesizable, ALU is not optimized for synthesis.