Channels
hdl21
caravel-documentation
unic-cass-23
events
mpw-6plus-silicon
openchiplets
maker-projects
genius-vlsi
fab-visit
pd-openlane-and-sky130
chipignite2206q_stanford_bringup
courses
magic
activity
align
popy_neel
tinyml
cadence-virtuoso
cryo
tiny-tapeout
maker-zone
pa-test-chip
fossee-iitb-esim
dynamic-power-estimation
rios
ieee-sscs-dc-23
español_vlsi
gfmpw-0-silicon
silicon-validation
fossee-iitb-google-sky130
zettascale
sdram
vhdl
xschem
openroad
openlane
ieee-sscs-dc-22
mpw-one-silicon
mpw-2-silicon
fasoc
team-awesome
japan-region
openfpga
serdes
osu
junk
toysram
cadence-innovus
infiniband
verification-fe
riscv
vhdl-learners
microwatt
digital-design
foss-asic-tools
sram
openpositarithmetic
openadiabaticlogic
openpower
caravan
sky130
tapeout-job
hardware-beginners
aa
design-services
private-shuttle
ieee-sscs-cac
stdcelllib
b2aws
beagleboard
tapeout-pakistan
rad-lab-silicon
timing-closure
piel
announce
skywater
bag
paracells
cadence-spectre
travis-ci
opentitan
strive
openocd
containers
sky65
chisel
radio
neuro-mem
help-
electric
dffram
images
sky90
sky130-ci
swerv
fault
fpga
mpw-one-clean-short
picosoc
layouteditor
researchers
coalition-for-digital-environmental-sustainability
vlsi101
magical
vlsi_verilog_using_opensource_eda
basebands
vlsi_verilog_using_opensoure_eda
cadence-genus
abcc
fuserisc
vliw
openlane_cloudrunner
bluetooth
design-review
digital-electronics-learners
verilog-learners
uvm-learners
mpw-3-silicon
ihp-sg13g2
rdircd
discord-mods
open-microelectronics-textbook
announcements
mwcas-2023-rtl2silicon
gdsfactory
gf180
b2aws-tutorial
gf180mcu
system-verilog-learners
vlsi-learners-group
chilechipmakers
silicon-validation-private
chipignite
vh2v
shuttle-status
board-respin
openhighqualityresonators
venn
xls
rf-mmw-design
nydesign
open-pdk
j-core
power
waveform-viewers
pll
vendor-synopsys
silicon-photonics
lvs
imagesensors
chip-yard
shuttle
adiabatonauts
openram
funding
opendataset-circuitnet-for-ml-tasks-in-vlsi-cad
generative-ai
community_denmark_dtu
open_pdks
lvs-analysis
xyce
shuttle-precheck
openlane-development
efabless
general
analog-design
klayout
caravel-board
reram
ieee-sscs-dc-21q3
sky130-pv-workshop
verification-be
caravel
openlane-2
Powered by
#riscv
Title
# riscv
a
Adam RIchardson
03/02/2022, 11:40 AM
Hi again all, is there any documentation for the CPU memory layout and implementation for the Caravel SoC? The linker script has changed quite a lot and it's no longer clear to me where sections should be placed. Has anyone seen a diagram?
z
Zeeshan Rafique
03/06/2022, 5:50 AM
Hi, You might want to read these books: Chapter 4 for implementation:
https://www.amazon.com/Computer-Organization-Design-RISC-V-Architecture/dp/0128122757
Chapter 2 or 3: which named “Assembly” for linkers and memory hierarchy:
https://www.amazon.com/RISC-V-Reader-Open-Architecture-Atlas/dp/0999249118
a
Adam RIchardson
03/07/2022, 9:35 AM
Thanks
@User
, I was more referring to the specifics for the Caravel SoC rather than a general overview of assembly and linkers
z
Zeeshan Rafique
03/07/2022, 3:20 PM
Ah no worries, at least you should mention that in your message.
👍 1
Post