sir,
For asic layout, i need guidance regarding metal width for 50 ohm single ended impedance
and
metal width and spacing for 100 ohm differential impedance:
My pdk has info regarding Resistance per unit length based on different widths of the metal layer. That should help for 50 ohm single ended impedance. But to my knowledge, metal layer spacing also affects differential impedance