Layout question number 2: how does one can prevent the automatic placement of density tiles inside one's circuits, or areas inside them?