In Lab 4 exercise 7 even after connecting all the power rails in Verilog I'm getting this error. Any idea what the issue might be?

send the log here

exercise_7_comp.out

@Yatharth Agarwal check this once: https://github.com/The-OpenROAD-Project/OpenLane/issues/1067