Hi Guys, I would like to ask for solution/debug. I am running gate level simulation for sky130_fd_sc_hd library but when i run it with xcelium i am facing this error. Do you guys know how to solve this?

@Shon Taware have we faced this before?

It has solved, bcs there is a bug inside the verilog file. thanks