@Krzysztof Herman I have another doubt, in the via_stack pcell, the bottom bottom layer option is 'Metal 1', so it is not possible to do a connection between the poly and Metal 1 (gate connection for the transistors). Am I missing something? Please let me know your thoughts. I am using the following versions: klayout 0.29.11 and pdk is dev.