Any insights on the Analog Design of a multi-Gbps CDR (Clock and Data Recovery Circuit) would be very helpful. How to approach it, resources for some starting point. There are a lot of them on the internet, but which direction/path to take to be successful in Analog Design at such speed would be very helpful