In this paper is proposed a MLIR-based compiler backend for RISC-V ISA that captures accelerator-specific abstractions and employs a self-contained code generation scheme. https://arxiv.org/pdf/2502.04063 Slack Conversation