Once we have the layout, we do the lvs check. But I don't know the exact steps of doing postlayout simulation and how to compare the output of schematic and layout using testbench. Could anyone list the exact steps of doing postlayout simulation and how to compare the simulation output of schematic and layout ?