@Matt Venn, so it is basically a classical boundary-scan concept for internal IPs, right ? What I like is that you have a dedicated (programmable) delay between rising edge of the scan_clk (all scan cells are rising edge sensitive) and latch_enable rising edge. Also, the delay between falling edge of the latch_enable signal and the next rising edge of the scan_clock is programmable.