Is there a way to set openlane 2 to operate on SystemVerilog?
m
Is there a way to set openlane 2 to operate on SystemVerilog?