Is the for loop on Systemverilog supported on openlane?
m
Is the for loop on Systemverilog supported on openlane?