Hello, I would like to know if we can directly instantiate the standard cells in the RTL and how can we make them DONT_TOUCH or SIZE_ONLY attribute so that the synthesis tool does not optimize them away?

(* blackbox *) module name ..... .... endmodule

Understood, thank you @Vijayan Krishnan