Here, I am trying to create a 4 bit carry look ahead adder. Openlane throws an issue because the signal p is not input or output. But i am using this as an internal signal. What do I do?

@Mohammad Tahmid Hassan Try placing the wire definitions before the assign statements instead of inside the module port definition list.

Yes i did that and i succeeded, thank you