@Ryan R hierarchical circuits are flattened before being simulated by ngspice. As a result there are no boundary nets for subcircuits. The subcircuit port voltages are mapped to the upper level nets. If instance X1 is an inverter with 'A' and 'Y' ports connected to net1 and net2, only these nets are saved in raw file.