open-source-silicon.dev

<@U016EM8L91B>
Hi

We have the commercial SKY130 PDK in Cadence virtuoso . It has all the libraries the open source does except the RRAM. So I would like to ask if there is a way to include the RRAM library available in the open source PDK in Cadence. I know how to include the verilog-a model, but I am curious about its Layout files with DRC and LVS files. 
Also, the commercial PDK has only one pdk, it’s not divided into two sub pdks like the open source one SKY130A and SKY130B, any idea?

Thanks

How were you able to use sky130 pdk with virtuoso ?

And btw, the reram cell has a verilog-a model available so it might be possible to use that verilog-a model in cadence. Virtuoso can read verilog-a files. And then you can create a symbol for reram.

Hi
Thanks for your response 
I know how to include the verilog a and create symbol, but I was asking about the the RRam layout. How to include its files in cadence? 


To be able to get the commercial PDK, you need to sign a NDA with SkyWater

<@U033FB2NBN0> Did you contact Skywater about that?