I want to simulate simulation lib of sky130 under vcs, but met this error,does anyone knows why ?

No idea. The line being flagged looks like valid verilog to me. It could be that "set" is a reserved word in some version of verilog and you might need to specify that the source is verilog 2005 or 2008 or something.