As far as I know is because your design is inside of other design, this is call the harness, and that simplifies the design of you asic, making available the I/O, that is not a simple wire, and the Risc V core that manage your design.
Creating this wrapper allows efabless to use that standard harness to the standard interface that is the wrapper.