open-source-silicon.dev

29-lvs.lef.log_701x737.png

openlane.log_1902x449.png

setting_791x1043.png

Hello everyone.
I tried openlane + caravel flow with simple RTL.
But 1 LVS error happened.
Could you teach me the root cause and countermeasure?

〇Structure
- user_project_wrapper
  + user_project(Logic)
  + memory (sky130_sram_1kbyte_1rw1r_32x256_8) x 1

〇RTL
- user_project_wrapper has only connection.
- user_project has some small logic to write/read memory.

〇config
 - setting.png has json data.
 - user_project_wrapper and user_project RTL are synthesized simulteneously.

〇Error
 - LVS error happed in signoff phase.
 - They are in openlane.log.png and 29-lvs.lef.log.png.
